

# Declarative Memory Services

Jeronimo Castrillon

Jana Giceva

Yu Hua

Kimberly Keeton

Akhil Shekar

Kevin Skadron


**Tianzheng Wang**

Huanchen Zhang

# “Memory” traditionally...

**Properties:**

- Single-node
- Byte-addressable
- Volatile DRAM
- Coherent
- ~100ns low latency
- High bandwidth
- Passive



**Issues:**

- NUMA-awareness
- Allocator performance
- Cache-conscious
- ...

Relative tractable primitives and tools + imperative programming  
Life was ok.

# “Memory” today and future...



## Uncertainties:

- Coherent?
- Volatile?
- Passive or active?
- Various latency and bandwidth profiles

CPU

Memory

SSD/HDD



## More issues:

- Security
- Device capabilities
- Fault tolerance
- ...


Intractable primitives → highly complex, imperative programming  
Life is hard.

## Case Study:

# Adapting a B+-Tree for disaggregated memory

### (1) Longer latency, should cache:

- Which B+-tree nodes to cache?
- Is there coherence between compute servers?



### (2) Memory has CPU, should offload:

- How much CPU do I have?
- What operations to offload?

### (3) Data placement + replication:

- Who can access which data?
- How to partition?


\* DEX: Scalable Range Indexing on Disaggregated Memory, VLDB 2024

Case Study:

# Adapting a B+-Tree for disaggregated memory

## (1) Longer latency, should cache:

- Which B+-tree nodes to cache?
- Is there coherence between compute servers?



Hand-coded decisions

Unsustainable (*more cases in paper*).

## (2) Memory has CPU, should offload:

- How much CPU do I have?
- What operations to offload?

## (3) Data placement + replication:

- Who can access which data?
- How to partition?

## Case Study:

# Adapting a B+-Tree for disaggregated memory

### (1) Longer latency, should cache:

- Which B+-tree nodes to cache?
- Is there coherence between compute servers?

Google Scholar search results for "index on disaggregated memory". The results list several academic papers:

- Sherman: A write-optimized distributed b+ tree index on disaggregated memory**  
Q. Wang, Y. Lu, J. Shu - Proceedings of the 2022 international conference ..., 2022 - dl.acm.org
- Scalable distributed inverted list indexes on disaggregated memory**  
M. Widmer, D. Kocher, N. Augstein - ... of the ACM on Management of ..., 2024 - dl.acm.org
- Dex: Scalable range indexing on disaggregated memory [extended version]**  
B. Lu, K. Huang, C. Liang, T. Wang, E. Lo - arXiv preprint arXiv ..., 2024 - arxiv.org
- Optimizing LSM-based indexes for disaggregated memory**  
R. Wang, C. Gao, J. Wang, P. Kadam, M. TamerÖzsu - ... the VLDB Journal, 2024 - Springer
- Deft: A scalable tree index for disaggregated memory**  
J. Wang, Q. Wang, Y. Zhang, J. Shu - Proceedings of the Twentieth ..., 2025 - dl.acm.org
- Chime: A cache-efficient and high-performance hybrid index on disaggregated memory**  
X. Luo, J. Shen, P. Zuo, X. Wang, M.R. Lyu, ... - Proceedings of the ACM ..., 2024 - dl.acm.org
- dism: An lsm-based index for memory disaggregation**  
R. Wang, J. Wang, P. Kadam, M.T. Özsu - ... 2023 IEEE 39th ..., 2023 - ieeexplore.ieee.org
- Designing an Efficient Tree Index on Disaggregated Memory**  
Q. Wang, Y. Lu, J. Shu - Communications of the ACM, 2025 - dl.acm.org
- Marlin: A concurrent and write-optimized b+-tree index on disaggregated memory**  
H. An, F. Wang, D. Feng, X. Zou, Z. Liu, ... - Proceedings of the 52nd ..., 2023 - dl.acm.org

Hand-coded decisions

Unsustainable (*more cases in paper*).



### (2) Memory has CPU, should offload:

- How much CPU do I have?
- What operations to offload?

### (3) Data placement + replication:

- Who can access which data?
- How to partition?

# Would be nice to be more declarative

- Decouple device-specific logic from high-level design
  - “I want this function to be offloaded, if possible”
  - “Latency to access this memory block should not exceed 5ms”
- Simplify programming for today and future, unknown architectures
  - Same DBMS design, any hardware
- Better cross-device optimizations

How to get there?


# Vision: Declarative Memory Services

## Three-layer design:

- Abstraction Layer
  - Developers work with “logical memory regions” and data flows
  - Annotate with desired properties
- Calibration Layer
  - Discover and index device capabilities
  - Expose device primitives and APIs
- Memory Services Layer
  - A set of generic “memory services” that well use memory devices
  - Jointly optimize for the application based on annotations

Caveat: yet to implement, this is pure vision!

# Declarative Abstraction layer



Previously:

```
InternalNode *n = allocate(...)
```

```
// hand-made decision to cache it  
cache.insert(n);
```

Now with DMS:

```
[cacheable, coherent, latency < 10μs]
```

```
InternalNode *n = allocate(...)
```

```
// placed in coherent, compute-side memory, by DMS  
cache.insert(n);
```

Data flows work similarly:

- Properties attached to tasks, enforced by DMS runtime

Physical design and logical functionality decoupled

**B+-tree node definition:**

```
struct InternalNode {  
    KV kv_pairs[MAX_KV];  
    int key_count;  
    ...  
};
```

Declare desired properties

# Calibration Layer

- Discovers and track device capabilities, provide APIs
- Key component: device catalogue
  - A table that evolves with hardware changes

Device	Capabilities	APIs	Characteristics
Local DRAM	Coherence	dram-load, dram-store, dram-	... x Gbps within socket, under y load...
	Byte-addressable	dsa, atomics...	
CXL DRAM	Partial coherence	cxl-load, cxl-store...	... 300ns best - 1us worst latency...
	Byte-addressable		
Membrane (computation al memory)	Compute	pim-load, pim-store, pim-	... x ns latency with host...
	Byte-addressable	offload...	

Implemented and maintained by  
DMS developers

Challenging

# Memory Services Layer

- Use device catalogue APIs to build services



- DEX example:
  - Services needed: data placement and caching
  - Upon allocation: place data based on annotated desired properties
  - Runtime: lightweight metadata tracking for caching
- Customized policies possible
  - “Please don’t evict parent node before child node”
  - “Please use this encoding scheme for such and such data”

# Research Challenges and Agenda

- Device Characterization
  - Beyond simple stats: e.g., latency behaviour under varying load levels
  - Self-evolving the device catalogue with new hardware
- Properties → Services: When to pick which implementation?
- SLA Guarantees
  - Memory services monitor metrics, and migrate between services to meet SLO
  - How to deal with conflicting SLAs?
    - E.g., tenants prioritizing throughput vs. latency
- DMS Deployment
  - DMS requires non-trivial information (global and local server) to work
- Correctness and Debugging
  - DMS-based programs are declarative
  - How to verify their correctness and debug them? Tools for exploring why an SLO was missed?

# Summary

- Memory is heterogeneous: complexity arises with more features
  - Current approach to leveraging memory devices is unsustainable
  - Hand-crafted with low-level primitives
  - Getting worse as hardware evolves
- **Declarative Memory Services**
  - Developers specify logical functionality
  - Calibration layer discovers and characterises devices
  - Memory services provide physical implementations and optimizations

*Thank you!*