Efficiently Detecting Concurrency Bugs in Persistent Memory Programs

Zhangyu Chen, Yu Hua, Yongle Zhang*, Luochangqi Ding

Huazhong University of Science and Technology

*Purdue University

ASPLOS 2022





Persistent Memory (PM)

➢PM characteristics

- -DRAM-comparable performance
- -TB-scale capacity
- -Non-volatility
- -Byte-addressability



- >New opportunities for memory systems
 - -Lower cost/GB than DRAM
 - -Instant recovery from PM

PM programming is non-trivial – Volatile CPU caches

x = A;



► PM programming is non-trivial

- Volatile CPU caches



► PM programming is non-trivial

x = A;

- Volatile CPU caches



PM programming is non-trivial – Volatile CPU caches

x = A;

Architectural support for PM
 Flush for durability (e.g., clwb from x86)

x = A; clwb &x;







PM programming is non-trivial – Volatile CPU caches

Architectural support for PM Flush for durability (e.g., clwb from x86)

x = A;x = A;clwb &x; Cache Cache Volatile domain x=A PM PM Persistent domain x=0 x=0

PM programming is non-trivialVolatile CPU caches

Architectural support for PM
 Flush for durability (e.g., clwb from x86)



➢PM programming is non-trivial

- Volatile CPU caches
- Persistency reordering

x = A; clwb &x; y = x; clwb &y;

➢Architectural support for PM

- Flush for durability (e.g., clwb from x86)

➢PM programming is non-trivial

- Volatile CPU caches
- Persistency reordering

x = A; clwb &x; y = x; clwb &y;



Architectural support for PM Flush for durability (e.g., clwb from x86)

➢PM programming is non-trivial

- Volatile CPU caches
- Persistency reordering

x = A; clwb &x; y = x; clwb &y;



Architectural support for PM Flush for durability (e.g., clwb from x86)

➢PM programming is non-trivial

- Volatile CPU caches
- Persistency reordering

x = A; clwb &x; y = x; clwb &y;

➢Architectural support for PM

- Flush for durability (e.g., clwb from x86)
- Fence for ordering (e.g., sfence from x86)

x = A; clwb &x;

y = x; clwb &y;



➢PM programming is non-trivial

- Volatile CPU caches
- Persistency reordering

x = A; clwb &x; y = x; clwb &y;

➢Architectural support for PM

- Flush for durability (e.g., clwb from x86)
- Fence for ordering (e.g., sfence from x86)

4

x = A; clwb &x; sfence; y = x; clwb &y; sfence;



➢PM programming is non-trivial

- Volatile CPU caches
- Persistency reordering

x = A; clwb &x; y = x; clwb &y;

➢Architectural support for PM

- Flush for durability (e.g., clwb from x86)
- Fence for ordering (e.g., sfence from x86)

x = A; clwb &x; sfence; y = x; clwb &y; sfence;





4

Correctness bugs

- -Causing correctness violation
- -Patterns:
 - Missing flush/fence
 - ...

x = A; y = x; clwb &y; sfence;

Correctness bugs

- -Causing correctness violation
- -Patterns:
 - Missing flush/fence
 - . . .



* Assume x = 0, y = 0 initially

Correctness bugs

- -Causing correctness violation
- -Patterns:
 - Missing flush/fence
 - . . .



Α; = = Χ; clwb &y; sfence;



Correctness bugs

- -Causing correctness violation
- -Patterns:
 - Missing flush/fence
 - •

= A; = Χ; clwb &y; Lack of flush/fence sfence; Inconsistent data

➢ Performance bugs -Causing performance degradation

- -Patterns:
 - Extra flush/fence

x = A;clwb &x; sfence; clwb &x; y = x;clwb &y; sfence;

. . .

Correctness bugs

- -Causing correctness violation
- -Patterns:
 - Missing flush/fence
 - . . .



-Patterns:

➢ Performance bugs

Extra flush/fence





Unnecessary stall

clwb &x; y = x;clwb &y; sfence;



Existing Automatic PM Debugging Tools

Correctness bugs

- -Missing flush/fence
 - AGAMOTTO [OSDI '20]
 - PMDebugger ^[ASPLOS '21]
 - ...



Are PM writes followed by flush/fence?



➢ Performance bugs

- -Extra flush/fence
 - AGAMOTTO, PMDebugger, ...

Are flushes/fences necessary?

Existing Automatic PM Debugging Tools

Correctness bugs

- -Missing flush/fence
 - AGAMOTTO [OSDI '20]
 - PMDebugger ^[ASPLOS '21]
 - ...

-Other patterns

- Cross-failure race: XFDetector [ASPLOS '20]
- Application-specific bugs: WITCHER [SOSP '21]
- ...

Performance bugs

- -Extra flush/fence
 - AGAMOTTO, PMDebugger, ...

Are PM writes followed by flush/fence?

Are flushes/fences necessary?





Existing Automatic PM Debugging Tools

Correctness bugs

- -Missing flush/fence
 - AGAMOTTO [OSDI '20]
 - PMDebugger ^[ASPLOS '21]
 - •

-Other patterns



Are PM writes followed by flush/fence?

Lack of considerations for concurrent executions! ... Performance bugs -Extra flush/fence AGAMOTTO, PMDebugger, ... Lack of considerations for concurrent executions! \$x; \$x; \$x; \$x; \$x; \$x; \$x; \$x;

Concurrency is important to PM system performance

Concurrency is important to PM system performance
 PM-specific concurrency bugs exist







* Assume x = 0, y = 0 initially

Concurrency is important to PM system performancePM-specific concurrency bugs exist







* Assume x = 0, y = 0 initially

Concurrency is important to PM system performance
 PM-specific concurrency bugs exist







* Assume x = 0, y = 0 initially

Concurrency is important to PM system performance
 PM-specific concurrency bugs exist







* Assume x = 0, y = 0 initially

Concurrency is important to PM system performance
 PM-specific concurrency bugs exist



Concurrency is important to PM system performance
 PM-specific concurrency bugs exist



Concurrency is important to PM system performance
 PM-specific concurrency bugs exist



<u>No PM debugging tools detect buggy thread interleavings!</u>

Summary of Debugging Tools

➤Targets and platforms

DRAM

PM

Sequential Bugs	Concurrency Bugs
 KLEE ^[OSDI '08] LLVM sanitizers: AddressSanitizer ^[ATC '12], MemorySanitizer ^[CGO '15], 	 AVIO [ASPLOS '06] TSVD [SOSP '19] Krace [S&P '20] Kard [ASPLOS '21]
 XFDetector ^[ASPLOS '20] AGAMOTTO ^[OSDI '20] PMDebugger ^[ASPLOS '21] WITCHER ^[SOSP '21] 	Our approach: PMRace

9

Exponential interleaving search space

-Exponential growth rate with respect to instructions



Exponential interleaving search space

-Exponential growth rate with respect to instructions



Exponential interleaving search space

-Exponential growth rate with respect to instructions



Exponential interleaving search space

➤False positive

-Definition: a detected bug is not a true bug

-Reasons: inaccurate checkers, application-specific recovery...



Our Approach: PMRace

➤Two new PM concurrency bug patterns

–PM Inter-thread Inconsistency and PM Synchronization Inconsistency

➤A fuzzer for PM concurrency bugs

- -Exponential interleaving: PM-aware coverage-guided fuzzing
- -False positive: Post-failure validation

➢ Found 14 bugs in 5 concurrent PM programs
PM Inter-thread Inconsistency



PM Inter-thread Inconsistency



PM Inter-thread Inconsistency



PM Inter-thread Inconsistency



► P-CLHT from RECIPE [SOSP '19]

- -A chained hash table for PM
- -Lock-free read and bucket-grained locks for write



Thread 1: ht_resize_pes

// Swap the hash table pointer for resizing
SWAP_U64(h->ht_off, pmemobj_oid(ht_new).off);



Thread 2: ht_put

```
// Insert a key-value item
hashtable = clht ptr from off(h->ht off);
bin = clht hash(hashtable, key)
bucket = clht ptr from off(hashtable->table off) + bin;
// Acquire the bucket lock
lock = &bucket->lock;
while (!LOCK ACQ(lock, hashtable))
// Find an empty slot in the bucket
bucket->val[j] = val;
clwb(&bucket->val[j]); sfence();
movnt64(&bucket->key[j], key); sfence();
```

clwb(&h->ht_off); sfence();

* The code is simplified for presentation

15

Thread 1: ht_resize_pes

Thread 2: ht_put

// Swap the hash table pointer for resizing
SWAP_U64(h->ht_off, pmemobj_oid(ht_new).off);



```
// Insert a key-value item
hashtable = clht_ptr_from_off(h->ht_off);
bin = clht_hash(hashtable, key)
bucket = clht_ptr_from_off(hashtable->table_off) + bin;
```

```
// Acquire the bucket lock
lock = &bucket->lock;
while (!LOCK_ACQ(lock, hashtable))
```

```
// Find an empty slot in the bucket
bucket->val[j] = val;
```

```
clwb(&bucket->val[j]); sfence();
movnt64(&bucket->key[j], key); sfence();
```



clwb(&h->ht_off); sfence();

Thread 1: ht_resize_pes

// Swap the hash table pointer for resizing
SWAP_U64(h->ht_off, pmemobj_oid(ht_new).off);



Thread 2: ht_put

```
// Insert a key-value item
hashtable = clht_ptr_from_off(h->ht_off);
bin = clht_hash(hashtable, key)
bucket = clht_ptr_from_off(hashtable->table_off) + bin;
```

```
// Acquire the bucket lock
lock = &bucket->lock;
while (!LOCK_ACQ(lock, hashtable))
```

```
// Find an empty slot in the bucket
bucket->val[j] = val;
```

```
clwb(&bucket->val[j]); sfence();
movnt64(&bucket->key[j], key); sfence();
```



clwb(&h->ht_off); sfence();

Thread 1: ht_resize_pes

// Swap the hash table pointer for resizing
SWAP_U64(h->ht_off, pmemobj_oid(ht_new).off);



Thread 2: ht_put

```
// Insert a key-value item
hashtable = clht_ptr_from_off(h->ht_off);
bin = clht_hash(hashtable, key)
bucket = clht_ptr_from_off(hashtable->table_off) + bin;
```

```
// Acquire the bucket lock
lock = &bucket->lock;
while (!LOCK_ACQ(lock, hashtable))
```

```
// Find an empty slot in the bucket
bucket->val[j] = val;
```

```
clwb(&bucket->val[j]); sfence();
movnt64(&bucket->key[j], key); sfence();
```



clwb(&h->ht_off); sfence();

Thread 1: ht_resize_pes

// Swap the hash table pointer for resizing
SWAP_U64(h->ht_off, pmemobj_oid(ht_new).off);



clwb(&h->ht_off); sfence();

Thread 2: ht_put

```
// Insert a key-value item
hashtable = clht ptr from off(h->ht off);
bin = clht hash(hashtable, key)
bucket = clht ptr from off(hashtable->table off) + bin;
// Acquire the bucket lock
lock = &bucket->lock;
while (!LOCK ACQ(lock, hashtable))
// Find an empty slot in the bucket
bucket->val[j] = val;
clwb(&bucket->val[j]); sfence();
movnt64(&bucket->key[j], key); sfence();
```

* The code is simplified for presentation

15

PM Inter-thread Inconsistency

 Durable side effects (e.g., PM writes) based on non-persisted data written by other threads

PM Synchronization Inconsistency

–Unreleased synchronization data after restarts



PM Inter-thread Inconsistency

 Durable side effects (e.g., PM writes) based on non-persisted data written by other threads

PM Synchronization Inconsistency

-Unreleased synchronization data after restarts

PM Inter-thread Inconsistency

 Durable side effects (e.g., PM writes) based on non-persisted data written by other threads

PM Synchronization Inconsistency

-Unreleased synchronization data after restarts





A PM Synchronization Inconsistency in P-CLHT





```
// Insert a key-value item
hashtable = clht_ptr_from_off(h->ht_off);
bin = clht_hash(hashtable, key)
bucket = clht_ptr_from_off(hashtable->table_off) + bin;
```

```
// Acquire the bucket lock
lock = &bucket->lock;
while (!LOCK_ACQ(lock, hashtable))
// Find an empty slot in the bucket
bucket->val[j] = val;
. . .
clwb(&bucket->val[j]); sfence();
movnt64(&bucket->key[j], key); sfence();
LOCK_RLS(lock);
```



A PM Synchronization Inconsistency in P-CLHT





```
// Insert a key-value item
hashtable = clht_ptr_from_off(h->ht_off);
bin = clht_hash(hashtable, key)
bucket = clht_ptr_from_off(hashtable->table_off) + bin;
```







// Find an empty slot in the bucket
bucket->val[j] = val;

```
clwb(&bucket->val[j]); sfence();
movnt64(&bucket->key[j], key); sfence();
```

LOCK_RLS(lock);

. . .

A PM Synchronization Inconsistency in P-CLHT





Thread x: ht_put

```
// Insert a key-value item
hashtable = clht_ptr_from_off(h->ht_off);
bin = clht_hash(hashtable, key)
bucket = clht_ptr_from_off(hashtable->table_off) + bin;
```

```
// Acquire the bucket lock
lock = &bucket->lock;
while (!LOCK_ACQ(lock, hashtable))
{
```



```
// Find an empty slot in the bucket
bucket->val[j] = val;
```

```
clwb(&bucket->val[j]); sfence();
movnt64(&bucket->key[j], key); sfence();
```

LOCK_RLS(lock);



Bug reports

PMRace Overview



Bug reports

PM Alias (Pair) Coverage

Recording concurrent PM accesses to the same address
 Guiding fuzzing to test "new" interleavings



➤ Exploration scheme

-Driving the execution towards reading non-persisted data

S Thread 1	Schere Thread 2
x = A;	y = x;
clwb &x	clwb &y
sfence;	sfence;

➢ Exploration scheme

- -Driving the execution towards reading non-persisted data
- -Step 1: preemption point selection
 - PM accesses to shared data
 - A priority queue of PM access

tion	S Thread 1	Schere Thread 2
	x = A; clwb &x sfence;	y = x; clwb &y sfence;

➢ Exploration scheme

- -Driving the execution towards reading non-persisted data
- -Step 1: preemption point selection
 - PM accesses to shared data
 - A priority queue of PM access

ion	S Thread 1	Schere Thread 2				
	<pre>x = A; clwb &x sfence;</pre>	y = x; clwb &y sfence;				

➢ Exploration scheme

- -Driving the execution towards reading non-persisted data
- -Step 1: preemption point selection Stread 1
- -Step 2: scheduling a group of alias PM accesses (to the same address)
 - cond_wait before PM reads
 - cond_signal after corresponding PM writes and before flushes
 - Pitfalls and solutions... (refer to the paper)

Thread 1 x = A; y = x;club 8x:

clwb &x; clwb &y; sfence; sfence;

➢ Exploration scheme

- -Driving the execution towards reading non-persisted data
- -Step 1: preemption point selection Stread 1
- -Step 2: scheduling a group of alias PM accesses (to the same address)
 - cond_wait before PM reads
 - cond_signal after corresponding PM writes and before flushes
 - Pitfalls and solutions... (refer to the paper)

Thread 1 Thread 2
Thread 2
Thread 2

x = A;
clwb &x;
sfence;

Thread 2

➢ Exploration scheme

- -Driving the execution towards reading non-persisted data
- -Step 1: preemption point selection Stread 1
- Step 2: scheduling a group of alias
 PM accesses (to the same address)
 - cond_wait before PM reads
 - cond_signal after corresponding PM writes and before flushes
 - Pitfalls and solutions... (refer to the paper)

Thread 1
Thread 2
X = A;
clwb &x;
sfence;
cond_wait(&m);
y = x;
clwb &y;

➢ Exploration scheme

- -Driving the execution towards reading non-persisted data
- -Step 1: preemption point selection
- -Step 2: scheduling a group of alias PM accesses (to the same address)
 - cond_wait before PM reads
 - cond_signal after corresponding PM writes and before flushes
 - Pitfalls and solutions... (refer to the paper)

➤Exploration scheme

- -Driving the execution towards reading non-persisted data
- -Step 1: preemption point selection
- -Step 2: scheduling a group of alias PM accesses (to the same address)
 - cond_wait before PM reads
 - cond_signal after corresponding PM writes and before flushes
 - Pitfalls and solutions... (refer to the paper)



➤Exploration scheme

- -Driving the execution towards reading non-persisted data
- -Step 1: preemption point selection
- -Step 2: scheduling a group of alias PM accesses (to the same address)
 - cond_wait before PM reads
 - cond_signal after corresponding PM writes and before flushes
 - Pitfalls and solutions... (refer to the paper)



PMRace Overview



Bug reports

PM Inconsistency Checkers

Persistency state tracking



PM Inconsistency Checkers

Persistency state tracking



Runtime PM checkers

- -PM Inter-thread Inconsistency when
 - 1 Reading non-persisted data (PM_DIRTY) and
 - **2** causing durable side effects (PM writes)

```
hook_load(&x);
Data flow
2 hook_store(&y);
clwb &y;
sfence;
```

PM Inconsistency Checkers

Persistency state tracking



Runtime PM checkers

- -PM Inter-thread Inconsistency when
 - 1 Reading non-persisted data (PM_DIRTY) and
 - 2 causing durable side effects (PM writes)
- -PM Synchronization Inconsistency when
 - Updating annotated synchronization data

hook_load(&x);
Data flow
 y = x;
 hook_store(&y);
 clwb &y;
 sfence;
}

PMRace Overview



Bug reports

Post-Failure Validation

➤To identify false positive (benign inconsistency)



An Example of Benign Inconsistency



```
Recover() {
    // Assume x = 0, y = 0 initially
    if (y != 0 && y != x) {
        // Handle inconsistent x and y
        x = 0;
        y = 0;
    }
}
```

An Example of Benign Inconsistency



An Example of Benign Inconsistency



Evaluation

System configurations

- Two 26-core Intel Xeon Gold 6230R CPUs
- -1.5 TB Intel Optane PM 100 Series, 192 GB DRAM

➢ Tested 5 open-source concurrent PM programs based on PMDK

Systems	Scope	Concurrency
P-CLHT [SOSP '19]	Static hashing	Lock-based
Clevel Hashing [ATC '20]	PM-optimized hashing	Lock-free
CCEH [FAST '19]	Extendible hashing	Lock-based
FAST-FAIR [FAST '18]	B+-Tree	Lock-based
memcached-pmem	Key-value store	Lock-based

≻Comparison

- PMRace: our scheme
- Delay Inj: PMRace with random delay injection for interleaving exploration

14 Bugs

	#	Туре	New	Description	Impact
	1	Inter	Y	read unflushed table pointer and insert items	data loss
	2	Sync	Y	do not initialize bucket locks after restarts	hang
P-CLHT	3	Intra	Y	read unflushed table pointer and perform GC	PM leakage
	4	Other	Other Y read unflushed keys		redundant PM writes
	5	Other	Y	do not release bucket locks in update	hang
CCEH	6	Sync Y		do not release segment locks after restarts	hang
UCEN	7	Intra	Y	read unflushed capacity and allocate segments	PM leakage
FAST-FAIR	8	Inter	Y	read unflushed pointer and insert data	data loss
	9	Inter	Y	read unflushed value and write value	inconsistent data
	10	Inter	Y	read unflushed value and write value	inconsistent data
momorphod pmom	11	Inter	Ν	read unflushed "prev" and write "slabs_clsid"	inconsistent data
memcached-pmem	12	Inter	Inter N read unflushed "prev" and write "it_flags" or va		inconsistent index
	13	Inter	Ν	read unflushed "it_flags" and write value	inconsistent data
	14	Inter	Ν	read unflushed "slabs_clsid" and write "slabs_clsid" of others	inconsistent index

Inter: PM Inter-thread Inconsistency

Intra: PM Intra-thread Inconsistency

Sync: PM Synchronization Inconsistency

The Time to Identify PM Inter-thread Inconsistency



PMRace efficiently triggers reading non-persisted data

	Inter	Filtered FP				
25			Unique Bugs	Sync	Filtered FP	Unique Bugs
35	10	0	1	4	3	1
6	2	0	0	0	0	0
15	0	0	0	1	0	1
179	69	3	1	0	0	0
266	79	62	6	0	0	0
501	160	65	8	5	3	2
	15 179 266	621501796926679	62015001796932667962	620015000179693126679626	620015000179693126679626	62000015000101796931002667962600

Inter-Cand: PM Inter-thread Inconsistency Candidate Filtered FP: Filtered false positives

PM Inte	rleavi	ng Concur	PM Execution Context Bug			
Inter-Cand	Inter	Filtered FP	Sync	Filtered FP	Unique Bugs	
35	10	0	1	4	3	1
6	2	0	0	0	0	0
15	0	0	0	1	0	1
179	69	3	1	0	0	0
266	79	62	6	0	0	0
501 -	160	65	8	5	3	2
	Inter-Cand 35 6 15 179 266	Inter-CandInter3510621501796926679	Inter-CandInterFiltered FP3510062015001796932667962	Inter-CandInterFiltered FPUnique Bugs351001620015000179693126679626	Inter-CandInterFiltered FPUnique BugsSync35100146200015000117969310266796260	6200015000101796931002667962600

Inter-Cand: PM Inter-thread Inconsistency Candidate Filtered FP: Filtered false positives

Durable side effects refine inconsistencies

	PM Inte	rleavi	ng Concur	PM Execution Context Bug			
	Inter-Cand	Inter	Filtered FP	Sync	Filtered FP	Unique Bugs	
P-CLHT	35	10	0	1	4	3	1
clevel hashing	6	2	0	0	0	0	0
CCEH	15	0	0	0	1	0	1
FAST-FAIR	179	69	3	1	0	0	0
memcached-pmem	266	79	62	6	0	0	0
Total	501 🛏	160	65	8	5	3	2

Inter-Cand: PM Inter-thread Inconsistency Candidate Filtered FP: Filtered false positives

Durable side effects refine inconsistencies
 Post-failure validation reduces false positives

	PM Inte	rleavi	ing Concur	PM Execution Context Bug			
	Inter-Cand	Inter	Filtered FP	Sync	Filtered FP	Unique Bugs	
P-CLHT	35	10	0	1	4	3	1
clevel hashing	6	2	0	0	0	0	0
CCEH	15	0	0	0	1	0	1
FAST-FAIR	179	69	3	1	0	0	0
memcached-pmem	266	79	62	6	0	0	0
Total	501 🔶	160	65	8	5	3	2

Inter-Cand: PM Inter-thread Inconsistency Candidate Filtered FP: Filtered false positives

Durable side effects refine inconsistencies

Post-failure validation reduces false positives

Limitation: false positives still exist due to lazy recovery mechanisms...

Conclusion

- PM-specific concurrency bugs are unexplored
- >We identify two new PM concurrency bug patterns
- **>PMRace**: the first tool to detect PM concurrency bugs
 - -PM-aware coverage-guided fuzzing to accelerate interleaving exploration
 - -Post-failure validation to reduce false positives
- ➢Found 14 bugs in 5 concurrent PM programs
- Open-source at <u>https://github.com/yhuacode/pmrace</u>



Thanks!

Email: <u>chenzy@hust.edu.cn</u>

Homepage: <u>https://chenzhangyu.github.io</u>